# SWITCHING PROCESSES IN THE METAL-INSULATORSEMICONDUCTOR THYRISTOR (MIST) 

I. ZÓLOMY<br>Department of Electronic Devices, Technical University, H-1521 Budapest

## Summary

The switching process in the MIST, having a metal-tunnel oxide-n layer-p layer structure, is discussed. The MIST is modelled as a two-active device structure, with a bipolar transistor and an amplifying MIS structure. The gate pulse startes the transient process of the bipolar transistor, the collector current of the transistor builds up the inversion charge of the MIS. The device switches in, if the inversion charge reaches its critical value. The delay time caused by the inversion charge is calculated and measured.

## Introduction

About ten years ago Yamamoto presented a new semiconductor device, which consisted of a structure of metal-tunneling oxid-n type silicon- $p$ type silicon. This device (called MISS) had an $S$-type negative resistance I-V characteristics [1]. Soon other research groups also presented their results in the investigation of the new device [2,3,4]. If an ohmic contact is made also to the $n$-type layer, the $\mathrm{I}-\mathrm{V}$ characteristics can be influenced by biasing the $p n$ junction into forward direction, and the device behaves like a thyristor [511]. Therefore this three-terminated device has been named metal-insulatorsemiconductor thyristor (MIST). Relatively little attention have been paid, however, to the transient processes in the MISS devices [3, 12]. Some calculations for the transient processes in the MIST were presented but they were connected with the d.c. characteristics of the device, without discussing the physical processes taking place in it [13].

## Theory of switching in MIST device

The structure and the band diagram of the MIST are shown on Fig. 1. The static I-V characteristics are shown in Fig. 2. The device has a high and a low impedance state. In the high impedance state at the surface there is a deep depletion layer, and the minority carriers (holes), generated in this layer, can


Fig. 1. Schematic structure and band diagram of the MIST


Fig. 2. I-V characteristics of the MIST
cross the oxide layer by tunneling. However, the majority carriers, generated in the depletion layer, flow to layer $n$, and bias junction $p n$ into forward direction. If the surface depletion layer approximates junction $p n$, a large hole injection current starts to flow from the layer $p^{+}$across the layer $n$, to the oxidesemiconductor interface. As this current is by many orders of magnitude higher than the thermal generation current, it forms an inversion layer at the oxidesemiconductor interface. As a result of the inversion layer charge, the field strength increases significantly in the oxide, which in turn leads to a high electron tunnel current from the metal into the semiconductor. These electrons bias junction $p n$ even more into the forward direction etc. Thus a positive feedback loop is established and if the loop gain of this feedback loop is larger than unity, the surface depletion layer collapses and the device switches to the low impedance state.

In the low impedance state there are two significant charges of holes in the device. At the oxide-semiconductor interface there is an inversion charge, consisting of holes. In the neutral part of layer $n$ the injection of holes from the layer $p^{+}$produces a diffusion charge, which is proportional to the current flowing through the device. During the transient processes these charges must be built up at switch-on and must be eliminated during switch-off.

There are some possible methods to switch on the MIST
a) D. C. supply voltage on the cathode, and the gate is driven by a pulse;
b) D. C. voltage on the gate, and the cathode is driven by a pulse;
c) both gate and cathode are driven by a pulse.

The switching process in cases b) and $c$ ) are similar to the switching process in the two-terminal MISS device [12]. The case $a$ ) will be discussed in detail.

In order to be able to switch off the MIST after the gate pulse is off, the supply voltage and the load resistor must fulfill the condition:

$$
\begin{equation*}
\frac{V_{C C}-V_{H}}{I_{H}}<R_{L}<\frac{V_{C C}-V_{H}}{I_{H}^{\prime}} \tag{1}
\end{equation*}
$$

where $V_{C C}$ is the supply voltage, $V_{H}$ is the holding voltage, $I_{H}$ the holding current at zero gate current and $I_{H}^{\prime}$ is the holding current reduced by the gate bias current. If Eq. (1) holds, the possible current across the device after terminating the gate pulse is smaller than the static holding current, therefore the device cannot stay in the low impedance state, but switches out after a while.

Applying a rectangular gate current pulse results in a cathode current shown in Fig. 3. First the current slowly rises. After a delay time $t_{d}$, the inversion layer reaches its critical value, and the device switches to the low impedance


Fig. 3. Switching current waveform of the MIST with a pulse gate current drive
state. In the meantime, it is necessary to build up the diffusion charge and to increase the inversion charge. Therefore there is a rise time $t_{r}$, during which the current rises to the value corresponding to the on state. After switching off the gate current, the diffusion charge is reduced by recombination but this is partly compensated by the electrons tunneling from the metal into layer $n$. The inversion charge is decreased by the hole tunnel current across the oxide but this is partly compensated by the hole current injected from layer $p^{+}$to the oxide-semiconductor interface. Therefore this saturation time is longer than it would follow from considering the recombination process alone.

After this time the device switches to the high impedance state (fall time $t_{f}$ ). The decrease of the current is first quicker, during this time the internal feedback loop switches off the device, then a slower second phase follows, where the current flow is mainly due to capacitive effects. In the followings a simplified calculation is presented to determine the first phase, the delay time.

The MIST can be considered as combination of two active devices: a bipolar transistor and an amplifying MIS diode [4]. The bipolar transistor is composed by the layer $p^{+}$as emitter, the layer $n$ as base and the surface depletion layer as collector. The gate pulse starts the switch-on process of this transistor. The collector current of this transistor charges the inversion layer capacitance. If the charge in the inversion layer reaches a critical value, the injection of electrons from the metal into the semiconductor, and thus also the regenerative feedback process starts and the delay time ends. For the diffusion charge, $Q_{B}$ can be written as:

$$
\begin{equation*}
I_{B}=\frac{Q_{B}}{\tau_{p}}+\frac{d Q_{B}}{d t} \tag{2}
\end{equation*}
$$

where $I_{B}$ is part of the gate current effectively influencing the base diffusion charge. As the area of the emitting junction $p n$ is much larger than the area of the collecting tunnel oxide, there is actually a parasitic diode connected parallelly to the MIST, and a large part of the gate current flows through this diode. The electron current injected into layer $p^{+}$and into the depletion layer of junction $p n$ reduces the value of $I_{B}$ as well.

If $Q_{B}(o)=0$, that is, at the beginning of the switching process there isn't any diffusion charge, the solution of (2) is

$$
\begin{equation*}
Q_{B}(t)=I_{B} \cdot \tau_{p}\left(1-e^{-t / \tau_{p}}\right) . \tag{3}
\end{equation*}
$$

The collector current, that is, the hole current, collected by the surface depletion layer, is proportional to the (base) diffusion charge, as is it known from the theory of bipolar transistors:

$$
\begin{equation*}
I_{C}=\frac{Q_{B}}{T_{C}}=\frac{I_{B} \cdot \tau_{p}}{T_{C}}\left(1-e^{-t / \tau_{p}}\right) \tag{4}
\end{equation*}
$$

where $T_{C}$ is the collector time constant. It depends upon the thickness of the neutral part of layer $n$.

$$
\begin{equation*}
T_{C}=\frac{\left(W-W_{s}\right)^{2}}{2 D_{p}} \tag{5}
\end{equation*}
$$

where $W$ is the total thickness of layer $n$, and $W_{s}$ is the thickness of the surface depletion layer.

$$
\begin{equation*}
W_{s}=\left(\frac{2 \varepsilon_{s}}{q N_{D}}\right)^{1 / 2} U_{C C}^{1 / 2} \tag{6}
\end{equation*}
$$

where $N_{D}$ is the donor concentration and $\varepsilon_{s}$ the dielectric constant of the semiconductor. If $U_{C C}$ is higher, $T_{C}$ is lower and the increase of the collector current is quicker.

The inversion layer charge is increased by $I_{C}$ and decreased by the hole tunnel current across the oxide. Let's suppose, that this tunnel current is approximately proportional to the inversion charge. Then for the inversion charge, $Q_{i}$ can be written as

$$
\begin{equation*}
\frac{d Q_{i}}{d t}=I_{C}(t)-\frac{Q_{i}}{T_{i}} \tag{7}
\end{equation*}
$$

using Eq. (4) for $I_{C}(t)$, and taking into account, that in equilibrium $(t \rightarrow \infty) I_{C}$ $=B_{1} \cdot I_{G}$ where $B_{1}$ is the grounded emitter current amplification factor of the bipolar transistor, Eq. (7) can be rewritten as

$$
\begin{equation*}
B_{1} \cdot I_{G}\left(1-e^{-t / \tau_{P}}\right)=\frac{d Q_{i}}{d t}+\frac{Q_{i}}{T_{i}} \tag{8}
\end{equation*}
$$

where it was used, that

$$
\begin{equation*}
\frac{I_{B} \tau_{p}}{T_{C}}=B_{1} \cdot I_{G} \tag{9}
\end{equation*}
$$

Taking into account that at the beginning of the switching process there is already a possibility of a certain charge in the inversion layer, the solution of Eq. (8) is

$$
\begin{align*}
Q_{i}(t) & =B_{1} \cdot I_{G} \cdot T_{i}\left(1+\frac{\tau_{p}}{T_{i}-\tau_{p}} e^{-t / \tau_{p}}+\frac{T_{i}}{\tau_{p-T_{i}}} e^{-t / T_{i}}\right)+ \\
& +Q_{i}(o) e^{-t / T_{i}} \tag{10}
\end{align*}
$$

Let's consider the case where at the given supply voltage, the device just reaches statically the switch in condition. ( $I_{G}=I_{G H}$, where $I_{G H}$ is the gate current, just enough to switch on the device at a given supply voltage.) In this case $Q_{i}$ reaches $Q_{T H}$, the charge necessary to switch on the device after a very long time. After a long time $d Q_{i} / d t \approx 0, Q_{i}=Q_{T H}$, thus from Eq. (7) it can be written:

$$
\begin{equation*}
T_{i}=\frac{Q_{T H}}{I_{C}}=\frac{Q_{T H}}{B_{1} \cdot I_{G H}} . \tag{11}
\end{equation*}
$$

If $I_{G}>I_{G H}$, considering that $Q_{i}\left(t_{d}\right)=Q_{T H}$, with Eqs (10) and (11) it can be written:

$$
\begin{equation*}
\frac{I_{G H}}{I_{G}}=\frac{1+\frac{\tau_{p}}{T_{i}-\tau_{p}} e^{-\tau_{d} / \tau_{p}}+\frac{T_{i}}{\tau_{p}-T_{i}} e^{-t_{d} / T_{i}}}{1-\frac{Q_{i}(o)}{Q_{T H}} e^{-t_{d} T_{i}}} . \tag{12}
\end{equation*}
$$

$t_{d}$ can be determined from Eq. (12) as a function of $I_{G} . I_{G H}$ can be determined from the I-V characteristics. However, the values of $Q_{i}(o)$ and $T_{i}$ are not known. Measuring $t_{d}$ as a function of $I_{G}$, the theoretical curve given by Eq. (12) can be fitted to the measured values by a proper choice of $\tau_{p}, T_{i}$ and $Q_{i}(o) / Q_{T H}$.

Figure 4 shows the measured delay times (smooth line) versus the gate current for a MIST with the following parameters: $V_{t h}=11 \mathrm{~V}, I_{t h}=1 \mathrm{~mA}, V_{H}$ $=1,2 \mathrm{~V}, I_{H}=1.5 \mathrm{~mA}$. The value of the series resistance was 9.2 kohm . The parameter of the curve was $U_{C C}$, the supply voltage. At $U_{C C}=9 \mathrm{~V}$ some points of the curve were calculated with the following values:

$$
\begin{aligned}
& \tau_{p}=1.4 \mu \mathrm{~s}, \quad T_{i}=2.8 \mu \mathrm{~s}, \quad Q_{i}(o) / Q_{T H}=0.5 \\
& I_{G H}=300 \mu \mathrm{~A}
\end{aligned}
$$



Fig. 4. Measured and calculated delay times for a MIST

These are realistic values. The calculated values of the delay time are denoted by little triangles. The measured and calculated values fit quite well, with the exception of very low and very high delay times. At high delay times (low value of gate current) the electron tunnel current and the surface generation current, omitted in the calculation, will not be negligible in comparison to the gate current, and reduce the delay time.

Increasing the gate current, the current of the bipolar transistor, that is, the current flowing across the device during the first phase of the transient waveform in Fig. 3 will increase, and can reach the maximum possible current across the device, before the inversion charge reaches its critical value. In this case the second phase $t_{r}$ disappears, and the switch-on transient is determined by the bipolar transistor, with the well-known formula

$$
\begin{equation*}
t_{d}=t_{r}^{\prime}=\tau_{p} \ln \frac{n-0.1}{n-0.9} \tag{13}
\end{equation*}
$$

where $n$ is the degree of current overdrive

$$
\begin{equation*}
n=\frac{I_{c \max }}{B_{1} \cdot I_{G}} \tag{14}
\end{equation*}
$$

## References

1. Yamamoto, T.--Morimoto, M.: Appl. Phys. Lett. 20, 269 (1972).
2. Kroger, M.-Wegener, H. A. R.: Appl. Phys. Lett. 23, 397 (1973).
3. Simmons, J. G.-El-Badry, A.: Solid-State Electron. 20, 955 (1977).
4. Adan, A.-Zólomy, I.: Solid-State Electron. 23, 449 (1980)
5. Kroger, H.-Wegener, H. A. R.: Appl. Phys. Lett. 27, 303 (1975).
6. Yamamoto, T.-Kawamura, K.-Shimizu, H.: Solid-State Electron. 19, 701 (1976).
7. Kroger, H.-Wegener, H. A. R.: Solid-State Electron. 21, 655 (1978).
8. Buxo, J.-Owen, A. E.-Sarrabayrouse, G.-Sebaa, J. P.: Revue de Phys. Appl. 13, 769 (1978).
9. Nassibian, A. G.-Calligaro, R. B.--Simmons, J. G.: Solid-State and Electr. Dev. 3, 6 (1979).
10. Chik, K. C.-Simmons, J. G.: Solid-State Electron. 22, 589 (1979).
11. Habib, S. E. D.-Simmons, J. G.: IEE Proc. 127 Pt. I. 176 (1980).
12. Zólomy, I.-Adán, A.: Solid-State Electron. 24, 19 (1981).
13. Calligaro, R. B.-Nassibian, A. G.: IEE Proc. 128 Pt. I. 211 (1981).

Dr. Imre Zólomy 1521 Budapest

