SIDE-EFFECT FAULT MODEL FOR TESTING VLSI CIRCUITS

Abstract

The paper presents a new fault model for testing sequential digital circuits, preferably processor-like systems. The concept is based upon the functional specification consisting of instructions. Correct operation of the system is tested by checking not only correct execution of the instructions but their side-effects, as well. Testing for side-effects can be carried out by executing instruction-pairs.