K. Tarnay, “SILICON INTEGRATED CIRCUIT FABRICATION PROCESS MODELLING AND SIMULATION ”, Period. Polytech. Elec. Eng., vol. 24, no. 1-2, pp. 109–113, Jan. 1980.