[1]
G. Simon, “A STRAY-INSENSITIVE SWITCHED-CAPACITOR DELAY CIRCUIT”, Period. Polytech. Elec. Eng., vol. 30, no. 2-3, pp. 87–91, Jan. 1986.