Periodica Polytechnica Electrical Engineering and Computer Science, 67(4), pp. 438–448, 2023

Flying Capacitor Voltage Balancing Control Strategy Based on Logic-equations in Five Level ANPC Inverter

Abderrahmane Redouane^{1*}, Rachid Saou¹, Amrane Oukaour²

¹ Laboratoire de Génie Électrique, Faculté de Technologie, Université de Bejaia, 06000 Bejaia, Algeria

² Laboratoire de Recherche en Sciences du Numérique GREYC, Université de Caen Normandie, 6 Boulevard du Maréchal Juin,

14032 Caen, France

* Corresponding author, e-mail: abderrahmane.redouane@univ-bejaia.dz

Received: 17 January 2023, Accepted: 05 May 2023, Published online: 07 July 2023

Abstract

This paper proposes a novel voltage balancing control approach for the flying capacitors in a five-level Active-Neutral-Point-Clamped inverter (ANPC). The projected method is based on the control signal of the flying capacitor (FC) voltage. A Staircase reference voltage-based Phase-Shifted PWM (PS-PWM) technique is used to generate the different levels and simple logic-equations. The proposed control can regulate the voltage of the FC at the requested reference value and generate the required five-level output voltage with fast dynamics. It requires fewer and simpler calculations and it has a fast execution time. The Simulations are performed using MATLAB and Simulink. The obtained results demonstrate the good performance of the FC voltage control and the high quality of the output voltages and current spectrum.

Keywords

capacitor voltage balancing, multilevel inverter, ANPC inverter, PS-PWM, logic-equations

1 Introduction

In recent years, multilevel converters have become more popular in high-power medium-voltage applications due to their numerous advantages, such as reduced voltage stress, low gradient dv/dt, low switching frequency, low harmonic distortion, and high-power quality [1-8]. However, these topologies encounter problems as the voltage level increases. Examples include the control complexity of the neutral-point voltage in NPC converters and the FC voltage in FC converters. Moreover, the number of clamping diodes in NPC converters and the flying capacitors present in FC converters increases. Therefore, in the case of the cascade H-bridge converters, more isolated DC sources are required [9, 10]. These problems make the converters more expensive and impact the reliability and efficiency of the converters. The active-neutral-point-clamped (5L-ANPC) converter is one of the new topologies of multilevel converters [11-14]. It has been introduced to overcome these problems. It's an attractive multilevel topology and the most commercialized [15, 16]. The 5L-ANPC converter is a combination of the 3L-NPC converter and the 3L-FC converter [17–19]. It contains two capacitors on the DC-link side, one floating capacitor, and eight switches

per phase. Thus, the total volume, cost, and control complexity can be reduced [20]. Moreover, this topology has the advantage of being more robust and more flexible, with the size of the output filters being smaller and it has less power loss [21]. The main problem with this topology is that the capacitors and FCs in the intermediate circuit have different voltages [22].

Serval modulation methods have been presented in the literature to control the 5L-ANPC converter, such as phase disposition carrier-based PWM (PD-PWM) in [23]. It has good harmonic performance. The flying capacitor voltages are balanced by selecting the appropriate redundant switching states in each period, and the neutral point voltage is balanced by a zero-sequence voltage method. [24] proposes a traditional phase shifted carrier-based (PS-PWM), which naturally balances the DC-link capacitor and FCs voltage. However, in certain dynamic conditions, such as grid-tied, the capacitors voltages may diverge, leading to a decline in the converter's performance. [25] introduces a level shifted-phase shifted carrier-based (LS-PS-PWM) modulation method. It is based on two carriers shifted in phase and in magnitude to reduce output THD. In order

to combine the advantages of the PD-PWM and PS-PWM methods, an optimized carrier-based PWM method is proposed in [15]. This strategy is based on modifying the shape of carriers. A phase-shifted PWM technique is proposed in [20]. The regulation of FCs voltage is achieved by adjusting the action time of two redundant switching states. Both methods utilize an optimum zero-sequence voltage to balance the neutral point voltage.

Elimination of common-mode voltage using modified SVPWM is proposed in [26]. This method employs 19 voltage vectors that produce a zero common-mode voltage among all the 125 voltage vectors. However, this method uses a limited number of voltage vectors resulting in an increase in THD. An SVPWM based on multispacer voltage vector mapping is proposed in [27]. It involves dividing the five-level voltage space vector into two-level voltage space vector subdivisions. Therefore, the calculation of the composite vector and its action time is simplified. The balance of the neutral point voltage is achieved by selecting the initial vectors appropriately, ensuring that the effect of the switching sequence on the neutral point voltage is equal in magnitude and opposite in direction in mutually symmetrical sectors [27]. Another SVPWM method based on line voltage coordinate is proposed in [28]. It simplifies the steps of determining the basic vector and its action time. [29] proposes a virtual coordinate-based optimized SVPWM. This strategy, avoids the dead-time effects by constraining transitions between different switching states. In [28] and [29], the neutral point voltage is balanced in each control period by selecting the appropriate switching sequence vector. All these methods exhibit good performance, but at higher voltage levels their complexity increases due to the to the growing number of voltage vectors and redundant switching states [22].

Due to the complexity of the five-level SVPWM algorithm, a hybrid modulation method is proposed in [21] in order to reduce the complexity and computation process. It combines between the three-level SVPWM and PS-PWM. The both modulation methods are used to control the 5L-ANPC converter. The neutral point voltage and the FCs voltage are balanced by using the well-developed three-level SVPWM and PS-PWM methods, respectively.

A Selective harmonic elimination PWM (SHE-PWM) method is proposed in [30]. It is based on offline computations in order to eliminate the harmonics distortion. The FCs voltage is balanced by changing the switching patterns of the switches based on the polarities of the FC voltage, fundamental phase voltage and the output current. This method requires storing the solutions and it is also challenging to calculate the appropriate angles in real time [15].

The main goal of the new control method presented in this paper is to overcome the problem of FCs unbalance voltage in the 5L-ANPC inverter. It's based on the control signal of the FCs voltage, a staircase reference voltage based on the PS-PWM technique, and simple logic-equations. The DC-link capacitor voltages are naturally balanced. The FCs voltage is regulated at its reference value along with producing the requested output voltage with fast dynamics. Moreover, this method uses fewer and simpler mathematical equations based on the binary system, resulting in execution time. The control method is simulated and verified using MATLAB/Simulink. This paper is organized as follows. Section 2 presents the operation principles of the 5L-ANPC converter. Section 3 introduces the proposed control method based on logic-equations. Simulation results are presented in Section 4. Finally, Section 5 concludes the paper.

2 Proposed method for capacitor voltage balancing control in 5L-ANPC converter

Fig. 1 presents the phase leg of the 5L-ANPC converter. It consists of two cells. The first cell contains two capacitors C_1 and C_2 forming the DC-link bus, and four line-frequency switches (S_{x1}, S_{x1}') and (S_{x2}, S_{x2}') . The second cell contains one flying capacitor C_{fex} , with four high-frequency switches (S_{x3}, S_{x3}') and (S_{x4}, S_{x4}') . The voltage across the DC-link capacitors is assumed to be constant and equal



Fig. 1 Phase leg of the 5L-ANPC converter

to $V_{\rm DC}/2$, then the voltage across the flying capacitor is equal to $V_{\rm DC}/4$. All the switching states are summarized in Table 1, where the symbol *x* represents the phase number *a*, *b*, *c*, and $i_{f_{\rm CX}}$, i_{NPx} represent the corresponding FC current and NP current, respectively and i_{ax} is the phase output current.

Looking at the following Table 1, we can assume that the operation of the switch pairs (S_{x1}, S'_{x1}) , (S_{x2}, S'_{x2}) , (S_{x3}, S'_{x3}) and (S_{x4}, S'_{x4}) are complementary.

Moreover, the flying capacitor voltage depends only on the redundant switching states V_1 , V_2 , V_5 and V_6 , and is not affected by the switching states V_0 , V_3 , V_4 and V_7 . For example, the voltage level $V_{\rm DC}/4$ and $-V_{\rm DC}/4$ are generated by the switching states V_1 or V_2 and V_5 or V_6 respectively.

The redundant switching states of the 5L-ANPC converter are used to control the FCs voltages. At first, the variation of the flying capacitor voltage is given in [26]:

$$\Delta V_{fcx} = V_{fcx} - V_{DC} / 4, \tag{1}$$

where V_{fcx} is the flying capacitor voltage of phase x.

The charging and discharging of the flying capacitor depends on the switching states and the phase current polarity. Then, the control signal of the flying capacitor voltage is given as follows [26]:

$$Sig_{Fly_r} = \Delta V_{fcx} \times i_{ox},$$
 (2)

where i_{ax} is the output current of phase *x*.

The redundant switching states of the converter are selected based on the control signal of the flying capacitor voltage. When the value of Sig_{Fly_x} is positive, which means that ΔV_{fcx} and i_{ox} are both positive or negative, the switching states V_1 and V_5 are chosen. For negative value of Sig_{Fly_x} , this means that one of ΔV_{fcx} or i_{ox} is positive and the other one is negative, the switching states V_2 and V_6 are chosen. These details are shown in Table 2.

3 New control method contribution

In order to reduce the calculations, we assume that $\gamma_x(t)$ is the logic-variable that expresses the charging or discharging state of the flying capacitor. This last variable is given as follows:

$$\gamma_{x}(t) = \begin{cases} 1, & Sig_{Fly_{x}} > 0\\ 0, & Sig_{Fly_{x}} < 0 \end{cases}$$
(3)

If the control signal of the flying capacitor voltage is greater than 0, $\gamma_x(t)$ equates 1. The FC requires to be discharged through redundant switching states V_2 or V_6 .

If the control signal of the flying capacitor voltage is smaller than 0, $\gamma_{x}(t)$ becomes 0. Then, the FC needs to be

Table 1 Switching states of the 5L-ANPC converter

| S_{x1} | S_{x2} | S_{x3} | S_{x4} | V _{ox} | i_{fx} | i_{NPx} | $\Delta E_{C_{fax}}$ | Switching states |
|----------|----------|----------|----------|-----------------|-----------------|-----------------|----------------------|------------------|
| 1 | 1 | 1 | 1 | $+V_{\rm DC}/2$ | 0 | 0 | Not affected | V_0 |
| 1 | 1 | 1 | 0 | $+V_{\rm DC}/4$ | i _{ox} | 0 | Charge | V_1 |
| 1 | 1 | 0 | 1 | $+V_{\rm DC}/4$ | $-i_{ox}$ | i _{ox} | Discharge | V_2 |
| 1 | 1 | 0 | 0 | 0 | 0 | i _{ox} | Not affected | V_3 |
| 0 | 0 | 1 | 1 | 0 | 0 | i _{ox} | Not affected | V_4 |
| 0 | 0 | 1 | 0 | $-V_{\rm DC}/4$ | i _{ox} | i _{ox} | Charge | V_5 |
| 0 | 0 | 0 | 1 | $-V_{\rm DC}/4$ | $-i_{ox}$ | 0 | Discharge | V_6 |
| 0 | 0 | 0 | 0 | $-V_{\rm DC}/2$ | 0 | 0 | Not affected | V_7 |

Table 2 Selected switching states for flying capacitor voltage control

| Flying capacitor voltage control signal | Switching states |
|-----------------------------------------|---------------------------------|
| $Sig_{Fly_x} > 0$ | V ₁ , V ₅ |
| $Sig_{Fly_x} < 0$ | V ₂ , V ₆ |

charged using the available redundant switching states V_1 and V_5 .

3.1 The staircase reference voltage

The 5L-ANPC converter produces at the output side five voltage levels in the form of a staircase, $\pm V_{\rm DC}/2$, $\pm V_{\rm DC}/4$, 0 $V_{\rm DC}$. As shown in Table 1, the FC voltage is affected by the redundant levels, $+V_{\rm DC}/4$ and $-V_{\rm DC}/4$. To control the FC voltage at its operating level. Firstly, it's necessary to generate a staircase five-level reference voltage, then, studies the logic-variable $\gamma_x(t)$ in each level.

Fig. 2 shows the staircase reference voltage generation block diagram based PS-PWM technique. In fact, the switch-



Fig. 2 Staircase reference voltage generation block diagram-based PS-PWM

es (S_{x1}, S_{x2}) and (S_{x3}, S_{x4}) can be controlled directly by the output of the three comparators. But, this control method is used in this paper to generate the staircase reference voltage by the summing of the outputs of the comparators.

The staircase reference voltage $V_{staircase,ref}$ drawn in Fig. 3, is in (p.u). The voltage levels are set by $V_{staircase,ref}$ as follows (Eqs. (4)–(8)):

$$\delta_{P2}(t) = \begin{cases} 1, \ V_{staircase, ref} = 4 \\ 0, \ V_{staircase, ref} \neq 4 \end{cases} \begin{pmatrix} V_{\rm DC} \\ 2 \end{bmatrix} \equiv 4 \ p.u \end{pmatrix}, \tag{4}$$

$$\delta_{P1}(t) = \begin{cases} 1, \ V_{staircase, ref} = 3\\ 0, \ V_{staircase, ref} \neq 3 \end{cases} \left(\frac{V_{\rm DC}}{4} \equiv 3 \ \text{p.u} \right), \tag{5}$$

$$\delta_{0}(t) = \begin{cases} 1, \ V_{staircase, ref} = 2\\ 0, \ V_{staircase, ref} \neq 2 \end{cases} (0 \times V_{DC} \equiv 2 \ p.u), \tag{6}$$

$$\delta_{N1}(t) = \begin{cases} 1, \ V_{staircase, ref} = 1\\ 0, \ V_{staircase, ref} \neq 1 \end{cases} \left(-\frac{V_{\rm DC}}{4} \equiv 1 \ \text{p.u} \right), \tag{7}$$

$$\delta_{N2}(t) = \begin{cases} 1, \ V_{staircase, ref} = 0\\ 0, \ V_{staircase, ref} \neq 0 \end{cases} \begin{pmatrix} -\frac{V_{\rm DC}}{2} \equiv 0 \ \text{p.u} \end{pmatrix}.$$
(8)

3.2 Studies the logic-variable $\gamma_x(t)$ and generating the control signals

From Table 1, the 5L-ANPC converter generates three voltage levels, $\delta_{P2}(t)$, $\delta_{P1}(t)$ and $\delta_0(t)$ during positive half-cycle. If the switching functions of (S_{x1}, S_{x2}) are (T_{x1}, T_{x2}) .

3.2.1 Generating voltage level $\delta_{p_2}(t)$: + $V_{\rm DC}/2$

The level voltage δ_{P2} is generated, when the switching state is V_0 which corresponds to the switches configuration (1, 1, 1, 1). Regardless of the output current polarity, the instantaneous voltage of the FC is not affected by this



Fig. 3 Staircase reference voltage

switching state. Thus, T_{x1} , T_{x2} , S_{x3} and S_{x4} obtain the logic coefficient of 1:

$$T_{x1}(t) = 1 \times \delta_{P2}(t) T_{x2}(t) = 1 \times \delta_{P2}(t) S_{x3}(t) = 1 \times \delta_{P2}(t) S_{x4}(t) = 1 \times \delta_{P2}(t).$$
(9)

3.2.2 Generating voltage level $\delta_{P1}(t)$: + $V_{DC}/4$

The level voltage δ_{p_1} is generated, when the switching states are V_1 or V_2 , which correspond to the switches configuration (1, 1, 1, 0) or (1, 1, 0, 1) respectively. The FC charges in the switching state V_1 , γ_x is equal to 1. Therefore, T_{x_1} , T_{x_2} obtain the logic coefficient of 1, S_{x_3} obtains the logic coefficient of $\gamma_x(t)$, and S_{x_4} gets $\overline{\gamma_x(t)}$. The FC discharges in the switching state V_2 , γ_x is equal to 0. Therefore, T_{x_1} , T_{x_2} obtain the logic coefficient of 1, S_{x_3} obtains the logic coefficient of $\gamma_x(t)$, and S_{x_4} gets $\overline{\gamma_x(t)}$.

$$T_{x1}(t) = 1 \times \delta_{P1}(t)$$

$$T_{x2}(t) = 1 \times \delta_{P1}(t)$$

$$S_{x3}(t) = \gamma_x(t) \times \delta_{P1}(t)$$

$$S_{x4}(t) = \overline{\gamma_x(t)} \times \delta_{P1}(t).$$
(10)

3.2.3 Generating voltage level $\delta_0(t)$: 0 $V_{\rm DC}$

The level voltage δ_0 is generated, when the switching states are V_3 or V_4 , which correspond to the switches configuration (1, 1, 0, 0) or (0, 0, 1, 1) respectively. Regardless of the output current polarity, the instantaneous voltage of the FC is not affected by these switching states. In order to activate the switching states V_3 and V_4 separately the switching functions (T_{x1}, T_{x2}) are used. According to Table 1, the switching state selected to generate the voltage level δ_0 during the positive half-cycle is V_3 (1, 1, 0, 0). Therefore, T_{x1} , T_{x2} obtain the logic coefficient of 1 and the switches S_{x3} and S_{x4} obtains the logic coefficient of the product of the switches T_{x1} and $\overline{T_{x2}}$:

$$T_{x1}(t) = 1 \times \delta_0(t)$$

$$T_{x2}(t) = 1 \times \delta_0(t)$$

$$S_{x3}(t) = \overline{T_{x1}} \times \overline{T_{x2}} \times \delta_0(t)$$

$$S_{x4}(t) = \overline{T_{x1}} \times \overline{T_{x2}} \times \delta_0(t).$$
(11)

A comparable explanation may also be developed for the voltage-levels of $\delta_{N2}(t)$, $\delta_{N1}(t)$ and $\delta_0(t)$. The logic-equations control of switches (S_{x1}, S_{x2}) and (S_{x3}, S_{x4}) during all the positive half cycle are given as follows (Eq. (12)):

$$S_{x1}(t) = \delta_{P1}(t) + \delta_{P1}(t) + \delta_{P2}(t)$$

$$S_{x2}(t) = \delta_{P1}(t) + \delta_{P1}(t) + \delta_{P2}(t)$$

$$S_{x3}(t) = \delta_{P2}(t) + \gamma_{x}(t) \times (\delta_{P1}(t) + \delta_{N1}(t))$$

$$+ \delta_{0} \times \overline{T_{x1}}(t) \times \overline{T_{x2}}(t)$$

$$S_{x4}(t) = \delta_{P2}(t) + \overline{\gamma_{x}}(t) \times (\delta_{P1}(t) + \delta_{N1}(t))$$

$$+ \delta_{0} \times \overline{T_{x1}}(t) \times \overline{T_{x2}}(t).$$
(12)

From Eq. (12) the switches (S_{x1}, S_{x2}) operate during all the positive half-cycle. As shown in Fig. 3, the levels of the staircase reference voltage are chopped, which means that we have switching losses in the switches (S_{x1}, S_{x2}) . In order to reduce them, we controlled the two switches directly from the reference voltage as follows (Eq. (13)):

$$S_{x1} = S_{x2} = \begin{cases} 1, & V_{ref_x} \ge 0\\ 0, & V_{ref_x} < 0 \end{cases}$$
(13)

where V_{ref_x} is the reference voltage of phase *x*. Fig. 4 shows the diagram of the proposed control method.

The advantages of the proposed control method can be summarized in being applicable to all modulation techniques, simple mathematical calculations, simple implementation, reducing the size of the control circuit. It has a fast execution time, fast dynamic and it restricts FCs voltage ripples. Moreover, the switches (S_{x3}, S_{x4}) and (S'_{x3}, S'_{x4}) have equal switching frequency, equal losses by using the PS-PWM technique [15]. It can be implemented in real time. Table 3 shows a comparison of different modulation strategies.



Fig. 4 The proposed control method diagram

4 Results and discussion

Simulation is carried out to verify the proposed voltage balancing control method of the flying capacitor in the 5L-ANPC converter. The specification of the simulation is given in Table 4.

Fig. 5, shows the transient and steady-state dynamics of the different voltages under ideal conditions, with a modulation index of m = 1. From Fig. 5 (c), it can be observed that the DC-link capacitors voltages C_1 and C_2 are naturally balanced and the capacitances unbalanced voltages decrease, reaching the desired operational value at 230 V. Fig. 5 (d) demonstrates that the flying capacitors voltages are well balanced at their reference value of 115 V. Moreover, the proposed control method exhibits fast dynamic, enabling rapid charging of the FCs and restricting their voltage fluctuations. Fig. 5 (a) and (b), Fig. 6 (a) and (b) display the high quality waveforms and harmonic spectrums of the phase voltage and phase current respectively. The first switching harmonic of the output voltage and current is shifted to $f_{1st, switching} = 2 \times f_s = 10$ KHz.

In order to verify the robustness of this new control method, we carried out a test consisting in varying the DC bus voltage and thus monitoring the responses of the different variables of the system.

In Fig. 7, we can see the transient dynamics of the different voltages, when the input voltage $V_{\rm DC}$ changes at time

Table 3 Comparison of different modulation strategies

| | * | | | - |
|------------------------|-------------|------------|-------------------|---------------------|
| Modulation strategy | Computation | Complexity | Response speed | Harmonic distortion |
| Proposed method | Low | Low | High | Medium |
| Optimized PWM [15] | Medium | Medium | High | Medium |
| Hybrid SVPWM [21] | Medium | Medium | High | Medium |
| SVPWM [26] | Medium | High | High | High |
| SVPWM [27–29] | High | High | High | Medium |
| SHE [30] | High | Medium | Low | Low |
| | | | | |

Table 4 Simulation parameters

| Parameter | Value |
|-------------------------------|-----------------------------------|
| DC-link voltage | $V_{\rm DC} = 460 \ {\rm V}$ |
| Upper/Lower DC-link capacitor | $C_1 = C_2 = 1200 \ \mu \text{F}$ |
| Flying capacitor | $C_{fc} = 560 \ \mu F$ |
| Line frequency | <i>f</i> = 50 Hz |
| Switching frequency | $f_s = 5 \text{ KHz}$ |
| Load | $R = 20 \Omega, L = 2 \text{ mH}$ |



Fig. 5 Simulation result of: (a) phase voltage, (b) phase current, (c) DC-link capacitor voltages, (d) flying capacitor voltages



Fig. 6 Harmonic spectrums of: (a) phase voltage, (b) phase current

0.1 s from 230 V to 460 V. Fig. 7 (a) and (b), display high quality waveforms of the phase voltage and phase current respectively. Fig. 7 (c), shows that the DC-link capacitors voltages C_1 and C_2 are naturally balanced during the disturbance, the capacitances voltages are balanced at the desired operation value at 230 V. From Fig. 7 (d), it can be observed that the flying capacitors voltages charge and

regulate at their reference value which is 115 V at 0.1 s. The proposed control method-exhibits a fast dynamic response during the perturbation, enabling rapid charging of the FCs and restricting their voltage fluctuations.

The same test, as previously, was carried out considering a negative variation of the DC bus voltage in the present case. The input voltage $V_{\rm DC}$ changes at time 0.1 s from







Fig. 8 Simulation result of transient dynamics when $V_{\rm DC}$ changes from 460 V to 230 V of: (a) phase voltage, (b) phase current, (c) DC-link capacitor voltages, (d) flying capacitor voltages

Fig. 7 Simulation result of transient dynamics when $V_{\rm DC}$ changes from 230 V to 460 V of: (a) phase voltage, (b) phase current, (c) DC-link capacitor voltages, (d) flying capacitor voltages

460 V to 230 V. Fig. 8 shows the transient dynamics of the different voltages. We can also see in this case and note the following observations:

- Fig. 8 (a) and (b), show the high quality waveforms of the phase voltage and phase current respectively.
- Fig. 8 (c) shows that the DC-link capacitors voltages
 C₁ and C₂ are naturally balanced during the disturbance. The convergence is perfectly ensured.
- From Fig. 8 (d), we can observe that the proposed control method makes the FCs discharge fastly and restricts their voltage fluctuation.

A final test was carried out to verify the relevance of the control method. It consisted in varying the modulation index at different times during the operating process.

In Fig. 9, we can see the variation of modulation index: m = 0.5, 0.75 and 1, at times 0 s, 0.3 s and 0.6 s respectively.

This method ensures the stability of the system and allows us to satisfy the same objectives with a better-quality output voltage and out pout current with smaller filter inductance. The floating capacitors voltages remain well balanced in all operation modes.

Two of the most frequent modulation schemes for multilevel converters are PD-PWM and PS-PWM [31]. In order to compare the performances of the 5L-ANPC inverter with the proposed control method based PS-PWM and PD-PWM. A simulation was made with the same parameters, the results are summarized in Table 5.

The total harmonic distortion (THD) of the phase voltage is nearly equal for the proposed method based PS-PWM and PD-PWM under different modulation index. However, in the line voltage, the proposed method-based PD-PWM exhibits much better harmonic performance. This is because the PD-PWM line voltage increases and decreases gradually in voltage levels, whereas the PS-PWM line voltage increases and decreases two levels successively in many zones as shown in Fig. 10.

Fig. 11 (a) shows that the switches (S_{x3}, S_{x4}) and (S'_{x3}, S'_{x4}) have equal switching frequency and equal losses under PS-PWM strategy due to the phase shift of





Fig. 9 Simulation result under different modulation indexes m = 0.5, 0.75, 1 of: (a) phase voltage, (b) phase current, (c) DC-link capacitor voltages, (d) flying capacitor voltages

| Tuble of terrormanee of the proposed method based is in the und i b i the | | | | | |
|---------------------------------------------------------------------------|-----------------------|----------------------|------------------------------|----------------------|--|
| Madalatian indaa | Proposed method | l-based PS-PWM | Proposed-method based PD-PWM | | |
| Wodulation index | Phase voltage THD (%) | Line voltage THD (%) | Phase voltage THD (%) | Line voltage THD (%) | |
| 0.1 | 233.51 | 221.44 | 232.39 | 164.05 | |
| 0.2 | 148.33 | 138.49 | 148 | 91.73 | |
| 0.3 | 106.22 | 96.89 | 105.97 | 49.31 | |
| 0.4 | 77.14 | 67.29 | 77 | 42.06 | |
| 0.5 | 52.57 | 40.24 | 52.34 | 35.36 | |
| 0.6 | 44.53 | 25.82 | 44.41 | 25.56 | |
| 0.7 | 41.88 | 28.04 | 41.8 | 24.24 | |
| 0.8 | 38.42 | 29.69 | 38.3 | 21.71 | |
| 0.9 | 33.53 | 28.71 | 33.47 | 17.41 | |
| 1 | 28.46 | 25.66 | 26.95 | 17.08 | |







Fig. 11 Switching pulses of switches S_{x3} , S_{x3} , S_{x4} , S_{x4} under (a) PS-PWM, (b) PD-PWM

the carriers in the angle. Unlike PD-PWM, where the switching frequency of the switches is unequal as shown in Fig. 11 (b), which means unequal conduction time and unequal losses. Because the carrier's magnitude is shifted.

0.02 0.025 0.03

Time (seconds)

(a)

0.015

Sx4

Sx4'

0.005 0.01

Since the second cell is like to a three level FC converter. Therefore, is suitable to use PS-PWM modulation in order to balance the losses in the four switches.

0.035 0.04

5 Conclusion

The 5L-ANPC converter is an attractive multilevel topology that has gained attention from both industry and academics. The notable drawback of this topology is the unbalanced voltages of the flying capacitors. To overcome this problem, this paper proposes a simple control strategy to regulate the flying capacitor voltages and generate the required output voltage levels with high performance. Simulation results demonstrate that the proposed control method effectively enhances the performance of the 5L-APNC converter by regulating the flying capacitor voltages at their reference value while also generating

References

- Chikha, S., Barra, K. "Predictive Control of Variable Speed Wind Energy Conversion System with Multi Objective Criterions", Periodica Polytechnica Electrical Engineering and Computer Science, 60(2), pp. 96–106, 2016. https://doi.org/10.3311/PPee.8873
- [2] Chennai, S. "Performance Analysis of Universal Power Quality Conditioner Systems Based on Seven-level NPC Inverter Using PD-SPWM with Fuzzy Control Scheme", Periodica Polytechnica Electrical Engineering and Computer Science, 66(4), pp. 325–335, 2022.

https://doi.org/10.3311/PPee.20158

[3] Roy, A. D., Umayal, C. "A review of various multilevel inverter topologies with reduced component count", In: 2018 International Conference on Recent Trends in Electrical, Control and Communication (RTECC), Malaysia, Malaysia, 2018, pp. 234–239. ISBN 978-1-5386-4311-2

```
https://doi.org/10.1109/RTECC.2018.8625691
```

[4] El-Hosainy, A., Hamed, H. A., Azazi, H. Z., El-Kholy, E. E. "A review of multilevel inverter topologies, control techniques, and applications", In: 2017 Nineteenth International Middle East Power Systems Conference (MEPCON), Cairo, Egypt, 2017, pp. 1265– 1275. ISBN 978-1-5386-0991-0

https://doi.org/10.1109/MEPCON.2017.8301344

[5] Ali Khan., M. Y., Liu, H., Yang, Z., Yuan, X. "A Comprehensive Review on Grid Connected Photovoltaic Inverters, Their Modulation Techniques, and Control Strategies", Energies, 13(16), 4185, 2020.

https://doi.org/10.3390/en13164185

- [6] Salem, M., Richelli, A., Yahya, K., Hamidi, M. N., Ang, T. Z., Alhamrouni, I. "A Comprehensive Review on Multilevel Inverters for Grid-Tied System Applications", Energies, 15(17), 6315, 2022. https://doi.org/10.3390/en15176315
- [7] Choudhury, S., Bajaj, M., Dash, T., Kamel, S., Jurado, F. "Multilevel Inverter: A Survey on Classical and Advanced Topologies, Control Schemes, Applications to Power System and Future Prospects", Energies, 14(18), 5773, 2021. https://doi.org/10.3390/en14185773
- [8] Bughneda, A., Salem, M., Richelli, A., Ishak, D., Alatai, S. "Review of Multilevel Inverters for PV Energy System Applications", Energies, 14(6), 1585, 2021. https://doi.org/10.3390/en14061585

correctly at the output side the same voltage levels as the staircase reference voltage. This control approach facilitates rapid charging and discharging of the flying capacitors while minimizing their voltage fluctuations. Moreover, it ensures the stability of the 5L-ANPC converter during perturbations such as variations of modulation index and input voltage. This control technique exhibits fast execution time due to its simple equations and reduced number of calculations. Consequently, ANPC multilevel converters can be used for applications involving renewable energy and motor drives.

- [9] Pineda C., W. A., Rech, C. "Modified Five-Level ANPC Inverter with Output Voltage Boosting Capability", In: IECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society, Lisbon, Portugal, 2019, pp. 3355–3360. ISBN 978-1-7281-4879-3 https://doi.org/10.1109/IECON.2019.8927473
- [10] Kou, L., Wang, H., Liu., Y. F., Sen, P. C. "DC-link capacitor voltage balancing technique for phase-shifted PWM-based sevenswitch five-level ANPC inverter", In: 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Tampa, FL, USA, 2017, pp. 671–678. ISBN 978-1-5090-5367-4 https://doi.org/10.1109/APEC.2017.7930766
- [11] Zhang, J., Xu, S., Din, Z., Hu, X. "Hybrid Multilevel Converters: Topologies, Evolutions and Verifications", Energies, 12(4), 615, 2019. https://doi.org/10.3390/en12040615
- [12] Ye, Y., Hua, T., Chen, S., Wang, X. "Neutral-Point-Clamped Five-Level Inverter With Self-Balanced Switched Capacitor", IEEE Transactions on Industrial Electronics, 69(3), pp. 2202–2215, 2022. https://doi.org/10.1109/TIE.2021.3066932
- [13] Omer, P., Kumar, J., Surjan, B. S. "A Review on Reduced Switch Count Multilevel Inverter Topologies", IEEE Access, 8, pp. 22281– 22302, 2020. https://doi.org/10.1109/ACCESS.2020.2969551
- [14] Bassi, H. M., Salam, Z. "A New Hybrid Multilevel Inverter Topology with Reduced Switch Count and DC Voltage Sources", Energies, 12(6), 977, 2019. https://doi.org/10.3390/en12060977
- [15] Wang, K., Zheng, Z., Xu, L., Li, Y. "An Optimized Carrier-Based PWM Method and Voltage Balancing Control for Five-Level ANPC Converters", IEEE Transactions on Industrial Electronics, 67(11), pp. 9120–9132, 2020. https://doi.org/10.1109/TIE.2019.2956370
- [16] Sadigh, A. K., Dargahi, V., Corzine, K. A. "Analytical Determination of Conduction and Switching Power Losses in Flying-Capacitor-Based Active Neutral-Point-Clamped Multilevel Converter", IEEE Transactions on Power Electronics, 31(8), pp. 5473–5494, 2016. https://doi.org/10.1109/TPEL.2015.2498107
- [17] Missula, J. V., Adda, R., Tripathy, P. "Average Modeling of Active Neutral Point Clamped Inverter", In: 2019 IEEE Energy Conversion Congress and Exposition (ECCE), Baltimore, MD, USA, 2019, pp. 3689–3696. ISBN 978-1-7281-0396-9 https://doi.org/10.1109/ECCE.2019.8912150

- [18] Fard, M. T., Livingood, A., He, J., Mirafzal, B. "Hybrid Five-Level Active Neutral Point Clamped Inverter for Electric Aircraft Propulsion Drives", In: IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society, Singapore, 2020, pp. 3727–3732. ISBN 978-1-7281-5415-2 https://doi.org/10.1109/IECON43393.2020.9254908
- [19] Dargahi, V., Abarzadeh, M., Corzine, K. A., Enslin, J. H., Sadigh, A. K., Rodriguez, J., Blaabjerg, F., Maqsood, A. "Fundamental Circuit Topology of Duo-Active-Neutral-Point-Clamped, Duo-Neutral-Point-Clamped, and Duo-Neutral-Point-Piloted Multilevel Converters", IEEE Journal of Emerging and Selected Topics in Power Electronics, 7(2), pp. 1224–1242, 2019. https://doi.org/10.1109/JESTPE.2018.2859313
- [20] Wang, K., Xu, L., Zheng, Z., Li, Y. "Capacitor Voltage Balancing of a Five-Level ANPC Converter Using Phase-Shifted PWM", IEEE Transactions on Power Electronics, 30(3), pp. 1147–1156, 2015. https://doi.org/10.1109/TPEL.2014.2320985
- [21] Li, C., Wang, S., Guan, Q., Xu, D. "Hybrid Modulation Concept for Five-Level Active-Neutral-Point-Clamped Converter", IEEE Transactions on Power Electronics, 32(12), pp. 8958–8962, 2017. https://doi.org/10.1109/TPEL.2017.2699948
- [22] Xu, X., Song, X., Wang, K., Liu, N., Long, W., Zheng, Z., Li, Y. "Modulation and voltage balancing control of dual five-level ANPC inverter for ship electric propulsion systems", Chinese Journal of Electrical Engineering, 7(4), pp. 78–92, 2021. https://doi.org/10.23919/CJEE.2021.000039
- [23] Wang, K., Zheng, Z., Li, Y., Liu, K., Shang, J. "Neutral-Point Potential Balancing of a Five-Level Active Neutral-Point-Clamped Inverter", IEEE Transactions on Industrial Electronics, 60(5), pp. 1907–1918, 2013. https://doi.org/10.1109/TIE.2012.2227898
- [24] Leon, J. I., Vazquez, S., Franquelo, L. G. "Multilevel Converters: Control and Modulation Techniques for Their Operation and Industrial Applications", Proceedings of the IEEE, 105(11), pp. 2066–2081, 2017.

https://doi.org/10.1109/JPROC.2017.2726583

- [25] Abarzadeh, M., Kojabadi, H. M., Chang, L. "A Modified Static Ground Power Unit Based on Novel Modular Active Neutral Point Clamped Converter", IEEE Transactions on Industry Applications, 52(5), pp. 4243–4256, 2016. https://doi.org/10.1109/TIA.2016.2584583
- [26] Le, Q. A., Lee, D. C. "Elimination of Common-Mode Voltages Based on Modified SVPWM in Five-Level ANPC Inverters", IEEE Transactions on Power Electronics, 34(1), pp. 173–183, 2019. https://doi.org/10.1109/TPEL.2018.2825230
- [27] Zhao, Q., Diao, N., Sun, X., Song, C., Zhao, X., Wang, Y. "SVPWM for Five-Level Active Neutral-Point-Clamped Converter Based on Multispace Voltage Vector Mapping and Midpoint-Voltage Self-Balancing Strategy", IEEE Transactions on Power Electronics, 37(11), pp. 13456–13467, 2022. https://doi.org/10.1109/TPEL.2022.3186169
- [28] Liu, Z., Wang, Y., Tan, G., Li, H., Zhang, Y. "A Novel SVPWM Algorithm for Five-Level Active Neutral-Point-Clamped Converter", IEEE Transactions on Power Electronics, 31(5), pp. 3859– 3866, 2016. https://doi.org/10.1109/TPEL.2015.2462124
- [29] Tan, G., Deng, Q., Liu, Z. "An Optimized SVPWM Strategy for Five-Level Active NPC (5L-ANPC) Converter", IEEE Transactions on Power Electronics, 29(1), pp. 386–395, 2014. https://doi.org/10.1109/TPEL.2013.2248172
- [30] Pulikanti, S. R., Agelidis, V. G. "Hybrid Flying-Capacitor-Based Active-Neutral-Point-Clamped Five-Level Converter Operated With SHE-PWM", IEEE Transactions on Industrial Electronics, 58(10), pp. 4643–4653, 2011. https://doi.org/10.1109/TIE.2011.2106098
- [31] Cao, L., Lin, J., Chen, S., Ye, Y. "Symmetrical Cascaded Switched-Capacitor Multilevel Inverter Based on Hybrid Pulse Width Modulation", Energies, 14(22), 7643, 2021. https://doi.org/10.3390/en14227643