[1]
Suba, G. 2014. Hierarchical Pipelining of Nested Loops in High-Level Synthesis. Periodica Polytechnica Electrical Engineering and Computer Science. 58, 3 (Jan. 2014), 81–91. https://doi.org/10.3311/PPee.7610.